Files
UHD-Fairwaves/fpga/vrt/vita_rx.build
2014-04-07 17:34:55 -07:00

2 lines
227 B
Plaintext
Executable File

iverilog -Wimplict -Wportbind -y ../models -y . -y ../control_lib/ -y ../fifo -y ../coregen -y /opt/Xilinx/10.1/ISE/verilog/src/XilinxCoreLib -y /opt/Xilinx/10.1/ISE/verilog/src/unisims/ -y ../timing -o vita_rx_tb vita_rx_tb.v