mirror of
https://github.com/fairwaves/UHD-Fairwaves.git
synced 2025-11-02 13:03:13 +00:00
99 lines
3.5 KiB
Verilog
99 lines
3.5 KiB
Verilog
//
|
|
// Copyright 2012 Ettus Research LLC
|
|
//
|
|
// This program is free software: you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation, either version 3 of the License, or
|
|
// (at your option) any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License
|
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
//
|
|
|
|
//The following module effects the IO of the DUC chain.
|
|
//By default, this entire module is a simple pass-through.
|
|
|
|
module dsp_tx_glue
|
|
#(
|
|
//the dsp unit number: 0, 1, 2...
|
|
parameter DSPNO = 0,
|
|
|
|
//frontend bus width
|
|
parameter WIDTH = 24
|
|
)
|
|
(
|
|
//control signals
|
|
input clock, input reset, input clear, input enable,
|
|
|
|
//user settings bus, controlled through user setting regs API
|
|
input set_stb, input [7:0] set_addr, input [31:0] set_data,
|
|
|
|
//full rate outputs directly to the TX frontend
|
|
output [WIDTH-1:0] frontend_i,
|
|
output [WIDTH-1:0] frontend_q,
|
|
|
|
//full rate outputs directly from the DUC chain
|
|
input [WIDTH-1:0] duc_out_i,
|
|
input [WIDTH-1:0] duc_out_q,
|
|
|
|
//strobed samples {I16,Q16} to the TX DUC chain
|
|
output [31:0] duc_in_sample,
|
|
input duc_in_strobe, //this is a backpressure signal
|
|
output duc_in_enable, //enables DUC module
|
|
|
|
//strobbed baseband samples {I16,Q16} to this module
|
|
input [31:0] bb_sample,
|
|
output bb_strobe, //this is a backpressure signal
|
|
|
|
//debug output (optional)
|
|
output [31:0] debug
|
|
);
|
|
|
|
generate
|
|
if (DSPNO==0) begin
|
|
`ifndef TX_DSP0_MODULE
|
|
assign frontend_i = duc_out_i;
|
|
assign frontend_q = duc_out_q;
|
|
assign duc_in_sample = bb_sample;
|
|
assign bb_strobe = duc_in_strobe;
|
|
assign duc_in_enable = enable;
|
|
`else
|
|
`TX_DSP0_MODULE #(.WIDTH(WIDTH)) tx_dsp0_custom
|
|
(
|
|
.clock(clock), .reset(reset), .clear(clear), .enable(enable),
|
|
.set_stb(set_stb), .set_addr(set_addr), .set_data(set_data),
|
|
.frontend_i(frontend_i), .frontend_q(frontend_q),
|
|
.duc_out_i(duc_out_i), .duc_out_q(duc_out_q),
|
|
.duc_in_sample(duc_in_sample), .duc_in_strobe(duc_in_strobe), .duc_in_enable(duc_in_enable),
|
|
.bb_sample(bb_sample), .bb_strobe(bb_strobe)
|
|
);
|
|
`endif
|
|
end
|
|
else begin
|
|
`ifndef TX_DSP1_MODULE
|
|
assign frontend_i = duc_out_i;
|
|
assign frontend_q = duc_out_q;
|
|
assign duc_in_sample = bb_sample;
|
|
assign bb_strobe = duc_in_strobe;
|
|
assign duc_in_enable = enable;
|
|
`else
|
|
`TX_DSP1_MODULE #(.WIDTH(WIDTH)) tx_dsp1_custom
|
|
(
|
|
.clock(clock), .reset(reset), .clear(clear), .enable(enable),
|
|
.set_stb(set_stb), .set_addr(set_addr), .set_data(set_data),
|
|
.frontend_i(frontend_i), .frontend_q(frontend_q),
|
|
.duc_out_i(duc_out_i), .duc_out_q(duc_out_q),
|
|
.duc_in_sample(duc_in_sample), .duc_in_strobe(duc_in_strobe), .duc_in_enable(duc_in_enable),
|
|
.bb_sample(bb_sample), .bb_strobe(bb_strobe)
|
|
);
|
|
`endif
|
|
end
|
|
endgenerate
|
|
|
|
endmodule //dsp_tx_glue
|