mirror of
https://github.com/fairwaves/UHD-Fairwaves.git
synced 2025-11-02 21:13:14 +00:00
10 lines
229 B
Plaintext
10 lines
229 B
Plaintext
SET busformat = BusFormatAngleBracketNotRipped
|
|
SET designentry = Verilog
|
|
SET device = xc6slx75
|
|
SET devicefamily = spartan6
|
|
SET flowvendor = Other
|
|
SET package = fgg484
|
|
SET speedgrade = -2
|
|
SET verilogsim = true
|
|
SET vhdlsim = false
|