Files
UHD-Fairwaves/fpga/control_lib/cmdfile
2014-04-07 17:34:55 -07:00

19 lines
384 B
Plaintext

# My stuff
-y .
-y ../u2_basic
-y ../control_lib
-y ../sdr_lib
# Models
-y ../models
# Open Cores
-y ../opencores/spi/rtl/verilog
+incdir+../opencores/spi/rtl/verilog
-y ../opencores/wb_conbus/rtl/verilog
+incdir+../opencores/wb_conbus/rtl/verilog
-y ../opencores/i2c/rtl/verilog
+incdir+../opencores/i2c/rtl/verilog
-y ../opencores/aemb/rtl/verilog
-y ../opencores/simple_gpio/rtl