mirror of
https://github.com/fairwaves/UHD-Fairwaves.git
synced 2025-11-01 20:43:47 +00:00
47 lines
1.5 KiB
Verilog
47 lines
1.5 KiB
Verilog
//
|
|
// Copyright 2011 Ettus Research LLC
|
|
//
|
|
// This program is free software: you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation, either version 3 of the License, or
|
|
// (at your option) any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License
|
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
//
|
|
|
|
module xlnx_glbl
|
|
(
|
|
GSR,
|
|
GTS
|
|
);
|
|
|
|
//--------------------------------------------------------------------------
|
|
// Parameters
|
|
//--------------------------------------------------------------------------
|
|
|
|
//--------------------------------------------------------------------------
|
|
// IO declarations
|
|
//--------------------------------------------------------------------------
|
|
|
|
output GSR;
|
|
output GTS;
|
|
|
|
//--------------------------------------------------------------------------
|
|
// Local declarations
|
|
//--------------------------------------------------------------------------
|
|
|
|
//--------------------------------------------------------------------------
|
|
// Internal declarations
|
|
//--------------------------------------------------------------------------
|
|
|
|
assign GSR = 0;
|
|
assign GTS = 0;
|
|
|
|
endmodule
|