Files
UHD-Fairwaves/fpga/testbench/cmdfile
2014-04-07 17:34:55 -07:00

28 lines
474 B
Plaintext

# My stuff
-y .
-y ../top/u2_core
-y ../control_lib
-y ../control_lib/newfifo
-y ../serdes
-y ../sdr_lib
-y ../timing
-y ../coregen
-y ../extram
-y ../simple_gemac
-y ../simple_gemac/miim
# Models
-y ../models
-y ../models/CY7C1356C
# Open Cores
-y ../opencores/8b10b
-y ../opencores/spi/rtl/verilog
+incdir+../opencores/spi/rtl/verilog
-y ../opencores/i2c/rtl/verilog
+incdir+../opencores/i2c/rtl/verilog
-y ../opencores/aemb/rtl/verilog
-y ../opencores/simple_pic/rtl