Files
openbts-2.8/TransceiverRAD1/fpga/megacells/fifo_4kx16_dc_inst.v
hsamra 9704fa28e7 FPGA source code.
git-svn-id: http://wush.net/svn/range/software/public/openbts/trunk@3457 19bc5d8c-e614-43d4-8b26-e1612bc8e597
2012-04-15 05:11:26 +00:00

14 lines
306 B
Verilog

fifo_4kx16_dc fifo_4kx16_dc_inst (
.aclr ( aclr_sig ),
.data ( data_sig ),
.rdclk ( rdclk_sig ),
.rdreq ( rdreq_sig ),
.wrclk ( wrclk_sig ),
.wrreq ( wrreq_sig ),
.q ( q_sig ),
.rdempty ( rdempty_sig ),
.rdusedw ( rdusedw_sig ),
.wrfull ( wrfull_sig ),
.wrusedw ( wrusedw_sig )
);