mirror of
https://github.com/RangeNetworks/openbts.git
synced 2025-11-02 04:43:16 +00:00
2f40797d0f
git-svn-id: http://wush.net/svn/range/software/public/openbts/trunk@3457 19bc5d8c-e614-43d4-8b26-e1612bc8e597
14 lines
303 B
Verilog
14 lines
303 B
Verilog
// -*- verilog -*-
|
|
// Range Networks
|
|
// Unsigned 16-bit greater or equal comparator.
|
|
// for test module
|
|
|
|
module testcompar
|
|
(
|
|
input usbdata_packed[31:0],
|
|
output reg test_bit1
|
|
);
|
|
usbdata_packed[15:0] A;
|
|
usbdata_packed[31:16] B;
|
|
assign test_bit1 = A == B ? 1'b1 : 1'b0;
|
|
endmodule
|